Multilayer wiring substrate
AssigneePanasonic Intellectual Property Management Co., Ltd.
InventorsSohui Jeon, Keishu Muraoka, Kenji Shibata
Life of this patent
Estimating the term…
Loading patent…
AssigneePanasonic Intellectual Property Management Co., Ltd.
InventorsSohui Jeon, Keishu Muraoka, Kenji Shibata
Estimating the term…
A first conductor pattern and a second conductor pattern are provided with an overlapping pattern. The overlapping pattern includes a connection region where multiple first conductive lines and second conductive lines are electrically connected to each other. The second conductive lines located in the connection region are each provided with a via portion. The intersection at which one of the first conductive lines and one of the second conductive lines intersect with each other in the connection region is formed such that the via portion is electrically connected to the first conductive line. The via portion has a line width equal to or lower than the line width of each of the second conductive lines.
A multilayer wiring substrate comprising:
Dependencies are inferred from the claim text.