Back to results
US 2026/0186744 A1Published application
Bit-slicing method and device, and dnn accelerator with slice-level sparsity exploitation based thereon
AssigneeUIF (University Industry Foundation), Yonsei University
InventorsJoon-Sung YANG, Insu CHOI
Life of this patent
Estimating the term…
Abstract
A bit-slicing method comprises: dividing input data into predetermined bit units to obtain a plurality of intermediate representation slice data; and sequentially obtaining higher-order slice data by adding, to a higher-order intermediate representation slice data, a sign bit that is a most significant bit of lower-order slice data obtained in a previous step and a carry bit generated in a process of obtaining the lower-order slice data.
Claims9
A deep neural network (DNN) accelerator comprising a plurality of processing elements,
- the plurality of processing element comprising:
- a front-end module configured to bit-slice a plurality of input data and a plurality of weight data, respectively, to obtain a plurality of input slice data and a plurality of weight slice data, to select slice data pairs to be used for multiply-and-accumulate (MAC) operations from among the plurality of input slice data and the plurality of weight slice data, and to collect and output only slice data pairs that do not include a zero value from among the selected slice data pairs;
- and
- a back-end module configured to perform the MAC operations on the slice data pairs output from the front-end module.
1 more element
Dependencies are inferred from the claim text.