Semiconductor testing device and inspection system
AssigneeKabushiki Kaisha Nihon Micronics
InventorsHideki IKEUCHI, Furawa ODAGIRI, Shoujirou YAHATA
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Nihon Micronics
InventorsHideki IKEUCHI, Furawa ODAGIRI, Shoujirou YAHATA
Estimating the term…
A tester includes a plurality of slots which extend in a top-bottom direction provided, a card guide having a groove into which a side edge of circuit board units is inserted, a guide block located above the card guide, and overlaps a plurality of the card guides as seen from above and extends along an arrangement direction of the circuit board unit. The guide block exposes the groove for each of the card guides as seen from above, and has recesses for each card guide along with a circuit board unit temporary placement surface which is located between adjacent recesses as seen from above, and onto which the circuit board unit is temporarily placed provided.
A semiconductor testing device comprising:
Dependencies are inferred from the claim text.