Non-linear floating rail generation
AssigneeSTMicroelectronics International N.V.
InventorPravesh Kumar SAINI
Life of this patent
Estimating the term…
Loading patent…
AssigneeSTMicroelectronics International N.V.
InventorPravesh Kumar SAINI
Estimating the term…
A floating reference generation circuit for a SMPS includes core biasing, driver logic, and transient biasing blocks. The core biasing block generates temperature and process-tracking reference voltages. The driver logic block uses these references to generate a floating reference voltage through level-shifting and output circuits, with compensation capacitors improving settling time and stability. The transient biasing block employs a diode-transistor cascade and feedback loops to control transitions between voltage levels while maintaining voltage stress limits. The circuit can be configured as either a floating ground generator or floating supply generator through polarity adaptation of the components. Coordination between floating ground and supply reference signals enables precise timing control of voltage transitions. The open-loop architecture enables stable high-speed operation across varying load and line conditions, while eliminating separate reference generation circuits. Implementation provides improved efficiency and noise isolation for analog components while reducing settling time and maintaining high-voltage tolerance.
A floating ground generation circuit, comprising:
A floating supply voltage generation circuit, comprising:
A DC-DC converter system, comprising:
Dependencies are inferred from the claim text.