Taper routing in high-speed interfaces for compensating impedance mismatches
AssigneeInfineon Technologies Americas Corp.
InventorsShaowu HUANG, Dance Wu
Life of this patent
Estimating the term…
Loading patent…
AssigneeInfineon Technologies Americas Corp.
InventorsShaowu HUANG, Dance Wu
Estimating the term…
A system and method of mitigating impedance mismatches in high-speed electronic systems. The method includes forming a conductive region having a geometry that varies along a longitudinal direction to create a taper. The method includes configuring the taper to produce a spatially varying characteristic impedance along the conductive region. The method includes coupling a first electronic component to a first edge located at one end of the conductive region. The method includes coupling a second electronic component to a second edge located at an opposite end of the conductive region. The method includes transitioning the characteristic impedance from a first impedance at the first edge to a second impedance at the second edge to reduce an impedance mismatch between the first electronic component and the second electronic component.
A signal routing system comprising:
A method comprising:
A high-speed electronic system comprising:
Dependencies are inferred from the claim text.