Methods for forming low-resistivity interconnect structures comprising ruthenium
AssigneeTokyo Electron Limited
InventorsTek Po Rinus Lee, Kenichi Imakita, Joshua Mayersky
Life of this patent
Estimating the term…
Loading patent…
AssigneeTokyo Electron Limited
InventorsTek Po Rinus Lee, Kenichi Imakita, Joshua Mayersky
Estimating the term…
Various embodiments of interconnect structures and methods of forming interconnect structures used in an integrated circuit (IC) device are provided in the present disclosure. More specifically, techniques are provided for forming low-resistivity interconnect structures including a multilayer interconnect film stack comprising a first conductive film formed beneath and in contact with a second conductive film. The presence of the first conductive film within the multilayer interconnect film stack decreases the resistivity of the second conductive film when the second conductive film is deposited onto the first conductive film to provide a low-resistivity interconnect structure.
An integrated circuit (IC) device comprising at least one interconnect, the at least one interconnect comprising:
A method of forming interconnects in an integrated circuit (IC) device, the method comprising:
Dependencies are inferred from the claim text.