Apparatus and Method for Opportunistic Prefetch Acceleration with Efficient Bandwidth Utilization
AssigneeIntel Corporation
InventorsPriadarshni A, Chen DAN
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsPriadarshni A, Chen DAN
Estimating the term…
An apparatus and method for intelligent acceleration of prefetch operations. A processor of one example comprises: a plurality of cores; a memory controller to couple the plurality of cores to a system memory; and a plurality of cache memories including cache memories integral to the plurality of cores and cache memories coupled to the plurality of cores; and prefetch circuitry to prefetch cache lines from the system memory into at least a first cache memory of the plurality of cache memories, the prefetch circuitry to enter into an operational mode to accelerate prefetches based on a first utilization metric associated with one or more cores of the plurality of cores and a second utilization metric associated with accesses to the system memory
A processor, comprising:
A method, comprising:
A machine-readable medium having program code stored thereon which, when executed by a machine, causes the machine to perform operations, comprising:
Dependencies are inferred from the claim text.