Back to results
US 2026/0093525 A1Published application
Processor cache allocation for optimized task execution
AssigneeNVIDIA Corporation
InventorMateusz Berezecki
Life of this patent
Estimating the term…
Abstract
Technologies related to processor cache allocation are described. The present disclosure provides systems and methods that allocate a first portion of a shared processor cache of a multi-core processor for a first task, where additional tasks are restricted from writing to the first portion of the shared processor cache.
Claims20
A method comprising:
- allocating a first portion of a shared processor cache of a multi-core processor for a first task;
- and
- restricting additional tasks from writing to the first portion of the shared processor cache.
A device comprising:
- a processor comprising a shared processor cache;
- and
- a memory storing instructions that, when executed by the processor, configure the device to:
- partition the shared processor cache to include at least a first portion;
- and
- allocate the first portion of the shared processor cache for a first task, wherein additional tasks are restricted from performing at least one specific type of access to the first portion of the shared processor cache.
3 more elements
At least one processor comprising:
- processing circuitry to perform operations comprising:
- receiving a request to begin program operations on a particular processor, the program operations corresponding to a program;
- reserving a first segmented portion of a shared processor cache of the particular processor for tasks of a first type;
- and
- reserving a second segmented portion of the shared processor cache for tasks of a second type, wherein tasks of the first type are restricted from performing at least one specific type of access to the second segmented portion and tasks of the second type are restricted from performing the at least one specific type of access to the first segmented portion.
2 more elements
Dependencies are inferred from the claim text.