Technologies for a stacked integrated circuit package
AssigneeIntel Corporation
InventorsEng Huat Goh, Seok Ling Lim, Chin Mian Choong, Yean Ling Soon, Kavitha Nagarajan, Min Suet Lim, Jackson C.P. Kong
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsEng Huat Goh, Seok Ling Lim, Chin Mian Choong, Yean Ling Soon, Kavitha Nagarajan, Min Suet Lim, Jackson C.P. Kong
Estimating the term…
Technologies for stacked integrated circuit packages are disclosed. In an illustrative embodiment, an integrated circuit package, such as a processor, includes a primary circuit board and an auxiliary circuit board. Components such as processor dies and memory packages may be mounted on the top side of the primary circuit board, and the auxiliary circuit board may be mounted on the bottom side of the primary circuit board. The auxiliary circuit board may include an array of contacts to interface with a motherboard. The top side of the primary circuit board may require a relatively large area to support the processor dies and memory packages. The auxiliary circuit board may have a smaller area due to a smaller number of contacts needed with the motherboard. The additional area on the bottom side of the primary circuit board may be used to support a stiffener or other components.
An apparatus comprising:
An apparatus comprising:
A method comprising:
Dependencies are inferred from the claim text.