Hardware accelerated path tracing analytics
AssigneeCisco Technology, Inc.
InventorsClarence Filsfils, Pablo Camarillo Garvia, Ahmed Mohamed Ahmed Abdelsalam, Sonia Ben Ayed, Jisu Bhattacharya
Life of this patent
Estimating the term…
Loading patent…
AssigneeCisco Technology, Inc.
InventorsClarence Filsfils, Pablo Camarillo Garvia, Ahmed Mohamed Ahmed Abdelsalam, Sonia Ben Ayed, Jisu Bhattacharya
Estimating the term…
Techniques for processing path tracing probe packets using hardware (e.g., hardware memory of a node) and without the involvement of a path tracing collector component of a network controller. A source node may be configured to generate and assign random flow labels to a large number of probe packets and send them through the network to a sink node. The sink node may determine whether a flow indicated by the probe packet has previously been traversed. Additionally, the sink node may determine latency values associated with the flows, and store probe packets in corresponding latency bins. The latency bins may be stored in hardware memory of the sink node. Telemetry data representing the probe packets stored in the latency bins may be sent to a network controller for further network analysis.
A method comprising:
A system comprising:
One or more non-transitory computer-readable media storing instructions executable by one or more processors that, when executed by the one or more processors, cause the one or more processors to perform acts comprising:
Dependencies are inferred from the claim text.