Methods of forming a semiconductor package including stress buffers
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsPo-Chen Lai, Ming-Chih Yew, Chin-Hua Wang, Shin-Puu Jeng
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsPo-Chen Lai, Ming-Chih Yew, Chin-Hua Wang, Shin-Puu Jeng
Estimating the term…
A semiconductor package includes a package substrate; a semiconductor die vertically stacked on the package substrate; a redistribution layer (RDL) including a dielectric material and metal features that electrically connect the semiconductor die to the package substrate, the RDL having a first Young's modulus; a first underfill layer disposed between the RDL and the semiconductor die; and stress buffers embedded in the RDL below corners of the semiconductor die, each stress buffer having a second Youngs modulus that is at least 30% less than the first Youngs modulus.
A semiconductor package comprising:
A semiconductor package comprising:
A semiconductor package comprising:
Dependencies are inferred from the claim text.