Adc error correction
AssigneeNXP B.V.
InventorsYihan Gao, Qilong Liu, Robert Rutten, Shagun Shagun, Muhammed Bolatkale
Life of this patent
Estimating the term…
Loading patent…
AssigneeNXP B.V.
InventorsYihan Gao, Qilong Liu, Robert Rutten, Shagun Shagun, Muhammed Bolatkale
Estimating the term…
A calibration circuit for correcting timing errors introduced by a DAC in a signal path of an ADC, the calibration circuit comprising: an input subtraction module configured to subtract an estimated error from an output of the ADC and provide a corrected output; a filter module configured to approximate an error transfer function corresponding to the DAC timing errors; a correlation module configured to correlate the corrected output with an output from the filter module to extract an error term; an integrator module configured to integrate the error term to provide an updated error coefficient; and a correction module configured to correlate the updated error coefficient with the output from the filter module to provide the estimated error to the input subtraction module.
1-15. (canceled)
A calibration circuit for correcting timing errors introduced by a DAC in a signal path of an ADC, the calibration circuit comprising:
An ADC circuit comprising:
A method of correcting timing errors introduced by a DAC in a signal path of an ADC with a calibration circuit, the method comprising:
Dependencies are inferred from the claim text.