Transfer buffer between a scalar pipeline and vector pipeline
AssigneeSiFive, Inc.
InventorsDavid Kravitz, Andrew Hanselman, Bradley Gene Burgess
Life of this patent
Estimating the term…
Loading patent…
AssigneeSiFive, Inc.
InventorsDavid Kravitz, Andrew Hanselman, Bradley Gene Burgess
Estimating the term…
Systems and methods are disclosed for transferring an operand between a vector pipeline and a scalar pipeline. For example, some methods may include transferring an operand from a scalar pipeline to a scalar-to-vector buffer responsive to the scalar pipeline executing a first micro-op, wherein the scalar-to-vector buffer includes an entry having a width equal to a width of a scalar register of the scalar pipeline and a data store configured to store an indication mapping the entry to the first micro-op; updating the data store to include the indication mapping the entry to the first micro-op; identifying, by the vector pipeline in response to execution of a second micro-op and in dependence on the indication mapping the entry to the first micro-op, the entry storing the operand; and transferring the operand from the entry in the scalar-to-vector buffer to the vector pipeline responsive to the vector pipeline executing the second micro-op.
An integrated circuit comprising:
A method comprising:
A method comprising:
A method comprising:
Dependencies are inferred from the claim text.