Semiconductor structure and fabrication method thereof
AssigneeUnited Microelectronics Corp.
InventorsChu-Fu Lin, Chuan-Lan Lin, Yu-Ping Wang, Chun-Hung Chen
Life of this patent
Estimating the term…
Loading patent…
AssigneeUnited Microelectronics Corp.
InventorsChu-Fu Lin, Chuan-Lan Lin, Yu-Ping Wang, Chun-Hung Chen
Estimating the term…
A semiconductor structure includes a bottom wafer having a bottom substrate and a bottom interconnect structure on the bottom substrate, and a top wafer having a top substrate with a front surface and a rear surface and a top interconnect structure disposed on the front surface of the top substrate. The top interconnect structure is directly bonded to the bottom interconnect structure of the bottom wafer. An oxide-nitride-oxide (ONO) dielectric layer covers the rear surface of the top substrate. A plurality of conductive vias is disposed on the rear surface and extending into the ONO dielectric layer and the top substrate.
A semiconductor structure, comprising:
A method of forming a semiconductor structure, comprising:
Dependencies are inferred from the claim text.