Stacked package device with interconnected conductive bumps
AssigneePowertech Technology Inc.
InventorsHUNG HSIN HSU, LIEN CHIA CHANG
Life of this patent
Estimating the term…
Loading patent…
AssigneePowertech Technology Inc.
InventorsHUNG HSIN HSU, LIEN CHIA CHANG
Estimating the term…
A stacked package device has a first package and a second package vertically stacked and electrically connected to each other. One or each of the first package and the second package includes a first substrate, a second substrate and multiple conductive bumps. A first flip-chip and a second flip-chip are respectively mounted on opposite surfaces of the first substrate and the second substrate. The multiple conductive bumps are electrically connected between the opposite surfaces of the first substrate and the second substrate to achieve signal transmission between the first flip-chip and the second flip-chip. The use of the multiple conductive bumps avoids the structure damage resulting from thermal stress. Since no encapsulant is provided to cover each flip-chip, the problem of separation between the encapsulant and the substrate is avoided.
A stacked package comprising:
Dependencies are inferred from the claim text.