Dual-edge-triggered flip-flops including scan, reset, and data retention features
AssigneeQUALCOMM Incorporated
InventorsYimai PENG, Robert Joseph VACHON, Daniel YINGLING, Keith Alan BOWMAN
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsYimai PENG, Robert Joseph VACHON, Daniel YINGLING, Keith Alan BOWMAN
Estimating the term…
An apparatus, including: a first multiplexer including inputs configured to receive an input data signal and a scan signal, and a select input configured to receive shift control signal; a first latch including an input coupled to an output of the first multiplexer, and a complementary (e.g., inverting) clock input configured to receive a clock signal; a second latch including an input coupled to the output of the first multiplexer, and a non-complementary clock input configured to receive the clock signal; and a second multiplexer including inputs coupled to outputs of the first and second latches, respectively, a select input configured to receive the clock signal, and an output configured to generate an output data or scan signal.
An apparatus, comprising:
A method, comprising:
An apparatus, comprising:
A method, comprising:
Dependencies are inferred from the claim text.