Instruction execution method and apparatus
OwnerFan ZHU, Ruoyu ZHOU +3inventors
InventorsFan ZHU, Ruoyu ZHOU, Fang SU, Xiping ZHOU, Heng LIAO
Life of this patent
Estimating the term…
Loading patent…
OwnerFan ZHU, Ruoyu ZHOU +3inventors
InventorsFan ZHU, Ruoyu ZHOU, Fang SU, Xiping ZHOU, Heng LIAO
Estimating the term…
Embodiments of this application provide instruction execution methods and related apparatuses. An example method includes: determining that an execution status of a first block in a queue is a completed state, where the queue includes a plurality of blocks including the first block, the first block is a block with a smallest number in the queue, and the first block includes at least one instruction; changing a status of a processor based on an execution result of the at least one instruction in the first block; and deleting the first block from the queue.
An instruction execution method, wherein the method comprises:
A computer apparatus, comprising an input/output interface and a logic circuit coupled to the input/output interface, wherein the logic circuit is configured to:
A computer device, comprising at least one memory and at least one processor coupled to the at least one memory, wherein the at least one memory stores programming instructions for executing by the at least one processor to cause the computer device to perform operations comprising:
Dependencies are inferred from the claim text.