Back to results
US 2025/0165257 A1Published application
Lightweight out of order scheduler for processing units
AssigneeThe Trustees of Princeton University
InventorsIshita Chaturvedi, Bhargav Reddy Godala, David I. August
Life of this patent
Estimating the term…
Abstract
A processing unit leverages a decode stage's pool of instructions, thereby expanding available instruction choices and eliminating the need for expensive OoO techniques to identify reordering opportunities. The processing unit introduces instruction reordering by presenting an alternative instruction to the warp scheduler through the existing interface rather than offering the oldest instruction in each warp. The result is a simple and efficient OoO engine that operates predominantly in the processing unit's front end.
Claims29
A processing unit, comprising:
- a front-end including:
- an issue buffer configured to receive instructions;
- a dependence checker configured to receive instructions and detect any read-after-write (RAW), write-after-read (WAR), or write-after-write (WAW) hazards of each instruction;
- and
- an out-of-order (OoO) scheduler operably coupled to the issue buffer and dependence checker, the OoO scheduler configured to select one or more instructions from the issue buffer for later stages.
2 more elements
Dependencies are inferred from the claim text.