Back to results
US 2025/0165164 A1Published application
Method for operating memory device
AssigneeSamsung Electronics Co., Ltd.
InventorsKyungduk LEE, Youn-Soo CHEON, Daehyeon JO
Life of this patent
Estimating the term…
Abstract
Provided is a method for operating a memory device including performing a first setting operation on a first operation, reading map data based on the first setting operation, and performing a second setting operation on a second operation.
Claims20
A memory device comprising:
- a memory cell array in which a first setting data on a first operation, a second setting data on a second operation, and map data are stored, the first operation including an SLC read;
- and
- a control logic comprising a dump down circuit configured to verify validity of a setting data and a latch in which the setting data having passed through the verification of validity is stored,
- wherein the first setting data is stored in the latch to perform a first setting operation, and
- wherein the map data are read after the first setting operation.
2 more elements
A memory system comprising:
- a memory device comprising a memory cell array in which a first setting data on a first operation, a second setting data on a second operation, and map data are stored and a control logic configured to verify validity of a setting data and store the setting data having passed through the verification of validity in a latch, the first operation including an SLC read;
- and
- a memory processor configured to output a first command for the first setting data, a second command for the map data, and a third command for the second setting data,
- wherein the memory device is configured to store the first setting data in the latch to perform a first setting operation and output a signal for a ready state of the memory device in response to completion of the first setting operation
- wherein the memory processor is configured to output the second command in response to outputting the signal for the ready state of the memory device.
2 more elements
A memory system comprising:
- a memory device comprising a first region in which a first setting data on a first operation and map data are stored and a second region in which a second setting data on a second operation are stored;
- and configured to verify validity of a setting data and store the setting data having passed through the verification of validity in a latch, the first operation including an SLC read;
- and
- a memory processor configured to perform a first setting operation on a first operation on the first region, read the map data after the first setting operation, and perform a second setting operation on the second region,
- wherein the first setting data is stored in the latch to perform the first setting operation.
2 more elements
Dependencies are inferred from the claim text.