Test jig, testing method, and method of manufacturing semiconductor device
AssigneeFuji Electric Co., Ltd.
InventorMitsuru YOSHIDA
Life of this patent
Estimating the term…
Loading patent…
AssigneeFuji Electric Co., Ltd.
InventorMitsuru YOSHIDA
Estimating the term…
A test jig for testing a plurality of semiconductor devices formed on a wafer, including: a substrate having an opening extending therethrough in an up-down direction, to allow air to be injected from the opening during testing; a chamber formed to surround the opening, and being positioned lower than the substrate; and a first probe for measuring each semiconductor device, the first probe being connected to the substrate. The chamber includes: a surrounding member that surrounds the first probe, and is configured to float upward in response to the injection of the air from the opening during the testing; a support part configured to support the surrounding member before the surrounding member floats upward during the testing; and a restraining member configured to restrain the surrounding member from lowering such that the surrounding member does not contact the wafer after the injection of the air stops during the testing.
A test jig for testing each semiconductor device of a plurality of semiconductor devices formed on a wafer that is placed under the test jig during the testing, the test jig comprising:
Dependencies are inferred from the claim text.