Manufacturing method of electronic package and electronic package
AssigneeVIA Technologies, Inc.
InventorsWen-Yuan Chang, Wei-Cheng Chen, Chen-Yueh Kung
Life of this patent
Estimating the term…
Loading patent…
AssigneeVIA Technologies, Inc.
InventorsWen-Yuan Chang, Wei-Cheng Chen, Chen-Yueh Kung
Estimating the term…
A manufacturing method of an electronic package includes the following steps. A first interfacial dielectric layer is formed to cover sides of multiple first conductive vias and multiple second conductive vias. Multiple chips are directly bonded to the first and second conductive vias. A base dielectric layer is formed to fill a gap between the adjacent chips. A bridge element is directly bonded to the first conductive vias, such that the bridge element partially overlaps the adjacent chips respectively. A second interfacial dielectric layer and multiple third conductive vias are formed on the first interfacial dielectric layer and the bridge element. A redistribution circuit structure is formed on the second interfacial dielectric layer and the third conductive vias. Multiple conductive bumps are formed on the redistribution circuit structure. An electronic package is also provided.
A manufacturing method of an electronic package, comprising:
An electronic package, comprising:
Dependencies are inferred from the claim text.