Deep neural network architecture using piecewise linear approximation
AssigneeIntel Corporation
InventorsKamlesh Pillai, Gurpreet S. Kalsi, Amit Mishra
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsKamlesh Pillai, Gurpreet S. Kalsi, Amit Mishra
Estimating the term…
In one embodiment, an apparatus comprises a log circuit to: identify an input associated with a logarithm operation, wherein the logarithm operation is to be performed by the log circuit using piecewise linear approximation; identify a first range that the input falls within, wherein the first range is identified from a plurality of ranges associated with a plurality of piecewise linear approximation (PLA) equations for the logarithm operation, and wherein the first range corresponds to a first equation of the plurality of PLA equations; compute a result of the first equation based on a plurality of operands associated with the first equation; and return an output associated with the logarithm operation, wherein the output is generated based at least in part on the result of the first equation.
An apparatus comprising:
A method for executing a machine learning model, the method comprising:
One or more non-transitory computer-readable media storing instructions executable to perform operations for executing a machine learning model, the operations comprising:
Dependencies are inferred from the claim text.