Back to results
US 2025/0095719 A1Published application
Resistance calibration circuit, resistance calibration method, and memory
AssigneeCXMT Corporation
InventorsXi WANG, Kai TIAN
Life of this patent
Estimating the term…
Abstract
Provided are a resistance calibration circuit, a resistance calibration method, and a memory. When a short calibration enable signal is valid, calibration processing is performed on a resistance control code in one of a short calibration mode and a full calibration mode based on a comparison result of a last latched value and an initial default value of the resistance control code.
Claims18
A resistance calibration circuit, the resistance calibration circuit comprising:
- a register circuit, configured to store and output a short calibration enable signal;
- a comparison circuit, configured to:
- receive a last latched value and an initial default value of a resistance control code, perform a consistency comparison between the last latched value and the initial default value of the resistance control code, and output a comparison result signal;
- a logic circuit, configured to:
- receive the short calibration enable signal and the comparison result signal, perform a logical operation on the short calibration enable signal and the comparison result signal, and output a mode selection signal;
- a calibration circuit, configured to:
- perform calibration processing on the resistance control code in one of a short calibration mode and a full calibration mode based on the mode selection signal when a calibration start signal is received, and perform latching processing on the resistance control code after calibration processing is completed;
- and
- both the register circuit and the comparison circuit being connected to the logic circuit, and the logic circuit being connected to the calibration circuit.
6 more elements
A resistance calibration method, the method comprising:
- performing calibration processing on a resistance control code in a full calibration mode when a short calibration mode is disabled;
- or performing calibration processing on a resistance control code in a short calibration mode if a last latched value and an initial default value of the resistance control code are different when the short calibration mode is enabled;
- or performing calibration processing on a resistance control code in a full calibration mode if a last latched value and the initial default value of the resistance control code are the same when a short calibration mode is enabled;
- and
- performing latching processing on the resistance control code after calibration processing is completed, the resistance control code being configured to adjust resistance of a resistor unit.
2 more elements
A memory, the memory comprising the resistance calibration circuit, wherein the resistance calibration circuit comprising:
- a register circuit, configured to store and output a short calibration enable signal;
- a comparison circuit, configured to:
- receive a last latched value and an initial default value of a resistance control code, perform a consistency comparison between the last latched value and the initial default value of the resistance control code, and output a comparison result signal;
- a logic circuit, configured to:
- receive the short calibration enable signal and the comparison result signal, perform a logical operation on the short calibration enable signal and the comparison result signal, and output a mode selection signal;
- and
- a calibration circuit, configured to:
- perform calibration processing on the resistance control code in one of a short calibration mode and a full calibration mode based on the mode selection signal when a calibration start signal is received, and perform latching processing on the resistance control code after calibration processing is completed;
- and
- both the register circuit and the comparison circuit being connected to the logic circuit, and the logic circuit being connected to the calibration circuit.
7 more elements
Dependencies are inferred from the claim text.