Semiconductor device and a method of manufacturing the same
AssigneeRenesas Electronics Corporation
InventorsKatsuhiko HOTTA, Kyoko SASAHARA
Life of this patent
Estimating the term…
Abstract
For simplifying the dual-damascene formation steps of a multilevel Cu interconnect, a formation step of an antireflective film below a photoresist film is omitted. Described specifically, an interlayer insulating film is dry etched with a photoresist film formed thereover as a mask, and interconnect trenches are formed by terminating etching at the surface of a stopper film formed in the interlayer insulating film. The stopper film is made of an SiCN film having a low optical reflectance, thereby causing it to serve as an antireflective film when the photoresist film is exposed.
Claims12
A semiconductor device, comprising:
- a first interlayer insulating film formed over a main surface of a semiconductor substrate;
- a first via hole formed in the first interlayer insulating film;
- a first interconnect trench formed in the first interlayer insulating film and connected with the first via hole;
- a first interconnect formed by filling a first metal in the first interconnect trench and the first via hole;
- a second interlayer insulating film formed over the first interlayer insulating film and the first interconnect;
- a second via hole formed in the second interlayer insulating film;
- a second interconnect trench formed in the second interlayer insulating film and contacted with the second via hole;
- and
- a second interconnect formed by filling a second metal in the second interconnect trench and the second via hole,
- wherein the second interlayer insulating film has an etching stopper film,
- wherein the etching stopper film is arranged near a bottom surface of the second interconnect trench than a top surface of the second interconnect,
- wherein the second interlayer insulating film is thicker than the first interlayer insulating film,
- wherein a depth of the second interconnect trench is greater than a depth of the first interconnect trench,
- wherein a depth of the second via hole is greater than a depth of the first via hole,
- wherein a diameter of the second via hole is greater than a diameter of the first via hole.
Dependencies are inferred from the claim text.