Assembly verification method and electronic device
OwnerDaiping Xin, Chao Reninventors
Life of this patent
Estimating the term…
Loading patent…
OwnerDaiping Xin, Chao Reninventors
Estimating the term…
Embodiments of this application provide an assembly verification method and an electronic device, and are applied to the field of computer technologies. The method includes: determining coordinates of a high-risk assembly position of each test point in a to-be-mounted component when the to-be-mounted component and a mounted component are assembled; determining, based on a three-dimensional tolerance dimension chain and the coordinates of a high-risk assembly position of each test point, a gap value distribution interval when the to-be-mounted component and the mounted component are assembled; and determining, based on the gap value distribution interval, whether there is an interference when the to-be-mounted component and the mounted component are assembled.
1-15. (canceled)
An assembly verification method, applied to an electronic device, wherein the method comprises:
An electronic device, comprising a memory and a processor, wherein the memory stores a computer program, and the processor is configured to invoke the computer program, and invoking the computer program causes the electronic device to:
A non-transitory computer-readable storage medium, wherein the non-transitory computer-readable storage medium stores a computer program or instructions, and when the computer program or the instructions are run, and electronic device is caused to:
Dependencies are inferred from the claim text.