Loading patent…
AssigneeDell Products L.P.
InventorsVinay G. Rao, Vasudevan Subramanian, Sanjib Mallick
Estimating the term…
An apparatus in one embodiment includes at least one processing device comprising a processor coupled to a memory. The at least one processing device is configured to identify a logical storage device accessible in at least first and second storage systems, to measure response times for accessing the logical storage device in each of the first and second storage systems, and to modify, based at least in part on the measured response times, asymmetric access state settings for the logical storage device. Modifying asymmetric access state settings for the logical storage device in some embodiments illustratively comprises modifying asymmetric logical unit access (ALUA) or asymmetric namespace access (ANA) state settings for the logical storage device. Such modifications are illustratively performed in a dynamic manner that responds to variations in the measured response times so as to facilitate load balancing across storage controllers of the first and second storage systems.
An apparatus comprising:
A computer program product comprising a non-transitory processor-readable storage medium having stored therein program code of one or more software programs, wherein the program code, when executed by at least one processing device comprising a processor coupled to a memory, causes said at least one processing device:
A method comprising:
Dependencies are inferred from the claim text.