Method of reducing metal gate resistance for next generation nmos device application

Abstract

Methods of manufacturing and processing semiconductor devices (i.e., electronic devices) are described. Embodiments of the disclosure advantageously provide methods to reduce the resistance of the work function layer of an electronic device, as well as using a low resistivity metal for filling the gate.

Dependencies are inferred from the claim text.