Back to results
US 2024/0203501 A1Published application
Programming operation using cache register release in a memory sub-system
AssigneeMicron Technology, Inc.
InventorsWalter Di Francesco, Violante Moschiano, Umberto Siciliani
Life of this patent
Estimating the term…
Abstract
Control logic in a memory device initiates a programming operation to program a set of memory cells of the memory device to a target programming level of a set of programming levels. During execution of the programming operation, a programming status associated with the set of memory cells. In response to determining the programming status satisfies a condition, causing a release of a set of data associated with the programming operation from a cache register.
Claims20
A memory device comprising:
- a memory array comprising a set of memory cells;
- and
- control logic, operatively coupled with the memory array, to perform operations comprising:
- initiating a programming operation to program the set of memory cells to a target programming level of a set of programming levels;
- during execution of the programming operation, determining a programming status associated with the set of memory cells;
- and
- in response to determining the programming status satisfies a condition, causing a release of a set of data associated with the programming operation from a cache register.
4 more elements
A method comprising:
- initiating a programming operation to program a set of memory cells of a memory device to a target programming level of a set of programming levels;
- during execution of the programming operation, determining a programming status associated with the set of memory cells;
- and
- in response to determining the programming status satisfies a condition, causing a release of a first set of data associated with the programming operation from a cache register.
1 more element
A memory sub-system comprising:
- a memory device comprising a set of memory cells;
- and
- control logic, operatively coupled to the memory device, the control logic to perform operations comprising:
- initiating a programming operation to program the set of memory cells to a target programming level of a set of programming levels;
- during execution of the programming operation, determining a programming status associated with the set of memory cells;
- and
- in response to determining the programming status satisfies a condition, causing a release of a set of data associated with the programming operation from a cache register.
4 more elements
Dependencies are inferred from the claim text.