Back to results
US 2024/0203500 A1Published application
Memory device and operating method of the memory device
AssigneeSK hynix Inc.
InventorsJae Yeop JUNG, Dong Hun KWAK, Chan Hui JEONG
Life of this patent
Estimating the term…
Abstract
A memory device includes: memory cells connected between a common source line and bit lines; a source line driver for applying a common source line voltage to the common source line and then floating the common source line; and a program operation controller for controlling the source line driver to change a length of a floating period in which the common source line is floated, based on a degree to which a program operation on the memory cells is performed.
Claims23
A memory device comprising:
- memory cells connected between a common source line and bit lines;
- a source line driver configured to apply a common source line voltage to the common source line and then float the common source line;
- and
- a program operation controller configured to control the source line driver to change a length of a floating period in which the common source line is floated, based on a degree to which a program operation on the memory cells is performed.
1 more element
A method of operating a memory device, the method comprising:
- performing a program voltage apply operation of programming selected memory cells among a plurality of memory cells;
- determining a length of a floating period in which a common source line is floated, based on a count value of a program loop in which the program voltage apply operation is included;
- and
- applying a common source line voltage to the common source line while the program voltage apply operation is performed, and then floating the common source line during the floating period.
1 more element
A memory device comprising:
- a plurality of memory cells connected between a common source line and bit lines;
- a peripheral circuit configured to perform a program operation including a plurality of program loops, in which data is stored in selected memory cells among the plurality of memory cells;
- and
- a program operation controller configured to control the peripheral circuit to apply a common source line voltage to the common source line in a program voltage apply operation included in any one program loop among the plurality of program loops and then float the common source line during a floating period,
- wherein a length of the floating period is determined based on a count value of the one program loop.
2 more elements
Dependencies are inferred from the claim text.