Mismatch error calibration method and apparatus of a time interleaving digital-to-analog converter
AssigneeFujitsu Limited
InventorsKe ZHANG, Zhenning TAO
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Limited
InventorsKe ZHANG, Zhenning TAO
Estimating the term…
A mismatch error calibration method and apparatus of a time interleaved digital-to-analog converter. The method includes: sampling an output signal of a time interleaved digital-to-analog converter to obtain a measurement signal; preprocessing the measurement signal to obtain a preprocessed measurement signal; and estimating a coefficient of a digital impairment equalizer according to an input signal of the digital impairment equalizer, an output signal of the digital impairment equalizer, and the preprocessed measurement signal. By preprocessing a non-ideal feedback channel, interferences caused by non-ideality of the feedback channel is eliminated, so as to achieve better mismatch error calibration performance of a TI-DAC.
A mismatch error calibration apparatus of a time interleaved digital-to-analog converter, comprising:
Dependencies are inferred from the claim text.