Multi-storage element single-transistor crosspoint memory systems at low temperatures
AssigneeIntel Corporation
InventorsAbhishek Anil Sharma, Wilfred Gomes, Anand Murthy, Sagar Suthram, Tahir Ghani
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsAbhishek Anil Sharma, Wilfred Gomes, Anand Murthy, Sagar Suthram, Tahir Ghani
Estimating the term…
Bits are stored in an array with multiple storage elements sharing a single access transistor and a storage line coupled to the transistor. A single common select transistor accesses information stored in an array of storage elements. Other arrays of storage elements on parallel storage lines can be coupled into a crosspoint array by source lines orthogonal to the storage lines. The storage elements may be non-volatile. In an integrated circuit system, the array may be coupled to a power supply and a cooling structure.
A memory device, comprising:
An integrated circuit (IC) system, comprising:
A method, comprising:
Dependencies are inferred from the claim text.