US 2023/0420015 A1Published application

Data receiving circuit, data receiving system and memory device

AssigneeChangxin Memory Technologies, Inc.

InventorFeng LIN

Life of this patent

Estimating the term…

Loading patent…

Abstract

Embodiments provide a data receiving circuit. The data receiving circuit includes a first amplifier circuit and a second amplifier circuit. The first amplifier circuit is configured to receive a data signal, a first reference signal and a second reference signal, perform a first comparison between the data signal and the first reference signal and output a first signal pair, and perform a second comparison between the data signal and the second reference signal and output a second signal pair. The second amplifier circuit is configured to select to receive the first signal pair or the second signal pair as input signal pairs based on a feedback signal, amplify a voltage difference between the input signal pairs, and output a first output signal and a second output signal, wherein the feedback signal is obtained based on previously received data.

Claims19

Dependent claims

A data receiving circuit, comprising:

a first amplifier circuit configured to receive a data signal, a first reference signal and a second reference signal, perform a first comparison between the data signal and the first reference signal and output a first signal pair as a result of the first comparison, perform a second comparison between the data signal and the second reference signal, and output a second signal pair as a result of the second comparison;
wherein a level value of the first reference signal is different from a level value of the second reference signal, the first signal pair comprising a first signal and a second signal, and the second signal pair comprising a third signal and a fourth signal;
and
a second amplifier circuit configured to select to receive the first signal pair or the second signal pair as input signal pairs based on a feedback signal, amplify a voltage difference between the input signal pairs, and output a first output signal and a second output signal as a result of the amplification, wherein the feedback signal is obtained based on previously received data.

1 more element

Dependencies are inferred from the claim text.

Facts

Application: 18/154,794Filed 14 Jan 2023
Priority: CN 202210726620.823 Jun 2022
Published: 28 Dec 2023
Term ends: Not estimatedThe source records don’t support an estimate.

Classification9 codes

G11C 7/106
Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits: data output latches
G11C 7/20
Arrangements for writing information into, or reading information out from, a digital store: memory cell initialisation circuits, e.g. when…
G11C 7/067
Sense amplifiers; Associated circuits , e.g. timing or triggering circuits: single-ended amplifiers
G11C 7/1057
Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits: data output…

Family

Application18/154,794Continuation
US 12,327,610 B2Related patent
US 2023/0420015 A1This patent

From the US filing history. Foreign family members aren’t listed.

Timeline

Citations

Open elsewhere

Building an agent or pulling many patents? Use the API or MCP server instead of scraping pages. Get an API key