Method for preparing memory device with multilayered capacitor dielectric structure
AssigneeNanya Technology Corporation
InventorsCHIH-HSIUNG HUANG, KAI-HUNG LIN, JYUN-HUA YANG
Life of this patent
Estimating the term…
Loading patent…
AssigneeNanya Technology Corporation
InventorsCHIH-HSIUNG HUANG, KAI-HUNG LIN, JYUN-HUA YANG
Estimating the term…
The present disclosure provides a method for preparing a memory device. The method includes forming a doped region in a semiconductor substrate, and forming a word line across the doped region such that a first source/drain region and a second source/drain region are formed in the doped region and at opposite sides of the word line. The method also includes forming a bit line over and electrically connected to the first source/drain region, and forming a capacitor over and electrically connected to the second source/drain region. The formation of the capacitor includes forming a bottom electrode, forming a capacitor dielectric structure over the bottom electrode, and forming a top electrode over the capacitor dielectric structure.
A method for preparing a memory device, comprising:
A method for preparing a memory device, comprising:
A method for preparing a memory device, comprising:
Dependencies are inferred from the claim text.