Reducing redundant rendering in a graphics system
AssigneeImagination Technologies Limited
InventorsJohn W. Howson, Xile Yang, Maurizio Zucchelli
Life of this patent
Estimating the term…
Loading patent…
AssigneeImagination Technologies Limited
InventorsJohn W. Howson, Xile Yang, Maurizio Zucchelli
Estimating the term…
A method and system for performing a render using a graphics processing unit that implements a tile-based graphics pipeline where a rendering space is sub-divided into tiles. Geometry data for the render is received, the geometry data including primitives associated with one or more vertex shader programs. The geometry data is processed using the vertex shader programs to generate processed primitives, and it is determined in which tile each of the processed primitives are located. For at least one selected tile there is stored i) a representation of per-tile vertex shader data identifying the one or more vertex shader programs used to generate the processed primitives in that tile, and ii) a representation of per-tile render data that can be used when rendering the processed primitives in that tile in subsequent stages of the graphics pipeline. It is determined whether the output of a previous render for the selected tile(s) can be used as an output for the render by comparing the per-tile vertex shader data of that tile with that of the previous render before comparing the per-tile render data of that tile with that of the previous render.
A method of performing a render using a graphics processing unit configured to implement a tile-based graphics pipeline in which a rendering space is sub-divided into a plurality of tiles, the method comprising:
A graphics processing system configured to implement a tile-based graphics pipeline in which a rendering space is sub-divided into a plurality of tiles, comprising:
A non-transitory computer readable storage medium having stored thereon an integrated circuit definition dataset that, when processed in an integrated circuit manufacturing system, configures the integrated circuit manufacturing system to manufacture a graphics processing system configured to implement a tile-based graphics pipeline in which a rendering space is sub-divided into a plurality of tiles, the graphics processing system comprising:
Dependencies are inferred from the claim text.