High speed data packet pcap capture and storage with error detection-correction
OwnerStephen W. Hartinginventor
Life of this patent
Estimating the term…
Loading patent…
OwnerStephen W. Hartinginventor
Estimating the term…
Described are systems and methods supporting a PHY network interface unit configured to extract bytes from an analog interface, where a MAC unit is coupled to the PHY unit and arranged to receive bytes into packets and further process packets into blocks. An embodiment may involve Markers where Marker(n) contains (i) sequence number=n, (ii) timestamp of the creation time of the Marker(n), (iii) LBA and offset into the LBA of the first byte of first packet within the associated Marker. (iv) sufficient space for per-packet P4 Table (match). The same or a different processor may instruct a controller to write Markers to a non-volatile memory unit. Error detection and correction can be achieved by utilizing Markers to re-construct corrupted PCAP files. As noted above, packet capture on conventional computing devices is limited due to these devices not being optimized for processing a PCAP file that experiences corruption.
A system comprising:
A method comprising:
A non-transitory computer readable storage medium having computer program code stored thereon, the computer program code, when executed by a computing device, causes the computing device to perform a method comprising:
Dependencies are inferred from the claim text.