Pin access hybrid cell height design and system
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsKam-Tou SIO, Jiann-Tyng TZENG
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsKam-Tou SIO, Jiann-Tyng TZENG
Estimating the term…
A method of generating a layout diagram for an integrated circuit includes arranging a plurality of cells in the layout diagram, wherein each cell of the plurality of cells comprises a first power rail along a first boundary and a second power rail along a second boundary, and the first boundary is spaced from the second boundary in a first direction. The method further includes placing a plurality of cell pins over a plurality of selected via placement points in a first cell of the plurality of cells in accordance with a design rule, wherein a first cell pin of the plurality of cell pins has a first end spaced from both the first power rail and the second power rail in the first direction.
A method of generating a layout diagram for an integrated circuit, the method comprising:
A method of generating a layout diagram for an integrated circuit, the method comprising:
A system for generating an integrated circuit, the system comprising:
Dependencies are inferred from the claim text.