Deep neural network with multiple layers formed of multi-terminal logic gates
AssigneeMemComputing, Inc.
InventorFabio Lorenzo Traversa
Life of this patent
Estimating the term…
Loading patent…
AssigneeMemComputing, Inc.
InventorFabio Lorenzo Traversa
Estimating the term…
A deep neural network circuit with multiple layers formed of multi-terminal logic gates is provided. In one aspect, the neural network circuit includes a plurality of logic gates arranged into a plurality of layers and a plurality of logical connectors arranged between each pair of adjacent layers. Each of the logical connectors connects the output of a first logic gate to the input of a second logic gate and each of the logical connectors has one of a plurality of different logical connector states. The neural network circuit is configured to be trained to implement a function by finding a set of the logical connector states for the logical connectors such that the neural network circuit implements the function.
A neural network circuit, comprising:
A method of computing a function using a neural network circuit, comprising:
The method of 14, further comprising:
A single chip, comprising:
Dependencies are inferred from the claim text.