Method For Training A Neural Network Model For Semiconductor Design
AssigneeMakinaRocks Co., Ltd.
InventorKyeongmin WOO
Life of this patent
Estimating the term…
Abstract
Disclosed is a method for a semiconductor design, performed by one or more processors of a computing device according to an exemplary embodiment of the present disclosure. The method includes identifying an area in which the semiconductor device cannot be disposed based on the information about the semiconductor device to be disposed, using the neural network model, and calculating a reward for the neural network model based on the area in which the semiconductor device cannot be disposed.
Claims10
A method for a semiconductor design, the method performed by one or more processors of a computing device, the method comprising:
- identifying an area in which a semiconductor device is not able to be disposed based on information about the semiconductor device to be disposed, using a neural network model;
- and
- calculating a reward for the neural network model based on the area in which the semiconductor device is not able to be disposed,
- wherein the reward for the neural network model includes a reward corresponding to a lower limit of a negative reward when an area in which the semiconductor device is not able to be disposed corresponds to an entire area.
A computer program stored in a non-transitory computer readable storage medium, wherein the computer program causes one or more processors to perform operations for semiconductor design when the computer program is executed by the one or more processors, wherein the operations include:
- an operation of identifying an area in which a semiconductor device is not disposed based on information about the semiconductor device to be disposed, using a neural network model;
- and
- an operation of calculating a reward for the neural network model based on the area in which the semiconductor device cannot be disposed,
- wherein the reward for the neural network model includes a reward corresponding to a lower limit of a negative reward when an area in which the semiconductor device cannot be disposed corresponds to an entire area.
A computing device, comprising:
- at least one processor;
- and
- a memory,
- wherein the at least one processor is configured to:
- identify an area in which a semiconductor device is not disposed based on information about the semiconductor device to be disposed, using a neural network model;
- and
- calculate a reward for the neural network model based on the area in which the semiconductor device cannot be disposed,
- wherein the reward for the neural network model includes a reward corresponding to a lower limit of a negative reward when an area in which the semiconductor device cannot be disposed corresponds to an entire area.
Dependencies are inferred from the claim text.