Back to results
US 2023/0145230 A1Published application
Multiplexer
AssigneeSamsung Electronics Co., Ltd.
InventorsHyun Ah AN, Chang Sik YOO, Jin Kwan PARK, Sung Woo YOON
Life of this patent
Estimating the term…
Abstract
A multiplexer includes a first inverter for receiving and inverting first data, a second inverter for receiving and inverting second data, and a first driver connected to an output of the first inverter and to an output of the second inverter. The first driver is configured to output the first data or the second data as output data.
Claims20
A multiplexer, comprising:
- a first inverter configured to receive and invert first data;
- a second inverter configured to receive and invert second data;
- and
- a first driver connected to an output of the first inverter and to an output of the second inverter,
- wherein the first driver is configured to output the first data or the second data as output data.
2 more elements
A multiplexer, comprising:
- a first n-type metal-oxide semiconductor (NMOS) transistor and a first p-type metal-oxide semiconductor (PMOS) transistor gated based on a first node that receives a first data signal,
- wherein a drain of the first NMOS transistor and a drain of the first PMOS transistor are connected to each other at a second node;
- a second NMOS transistor and a second PMOS transistor gated based on a third node that receives a second data signal,
- wherein a drain of the second NMOS transistor and a drain of the second PMOS transistor are connected to each other at a fourth node;
- and
- a first driver gated based on a signal of the second node or a signal of the fourth node,
- wherein the first driver is configured to output the first data signal or the second data signal as output data.
4 more elements
A multiplexer, comprising:
- a first driver configured to output first data or second data as output data;
- a first transfer gate and a second transfer gate gated based on a first signal and a first inverted signal obtained by inverting the first signal;
- and
- a third transfer gate and a fourth transfer gate gated based on a second signal and a second inverted signal obtained by inverting the second signal,
- wherein when the first signal becomes logic high, the first driver outputs the first data as the output data,
- wherein when the second signal becomes logic high, the first driver outputs the second data as the output data.
3 more elements
Dependencies are inferred from the claim text.