Voltage level shifting with reduced timing degradation
AssigneeQUALCOMM Incorporated
InventorsWilson Jianbo CHEN, Aliasgar PRESSWALA, Chiew-Guan (Kelvin) TAN
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsWilson Jianbo CHEN, Aliasgar PRESSWALA, Chiew-Guan (Kelvin) TAN
Estimating the term…
An aspect of the disclosure relates to an apparatus including a first field effect transistor (FET) including a first gate configured to receive a first input signal that varies in accordance with a first voltage domain; and a first inverter including a first input configured to receive a second input signal that varies in accordance with a second voltage domain, and a first output configured to generate a first output signal that varies in accordance with the second voltage domain, wherein the first output signal is based on the first and second input signals, and wherein the first FET and the first inverter are coupled in series between first and second voltage rails. Per another aspect, the apparatus includes additional circuitry to allow the apparatus to process signals in accordance with a third voltage domain.
An apparatus, comprising:
A method, comprising:
An apparatus, comprising:
An apparatus, comprising:
Dependencies are inferred from the claim text.