Back to results
US 2023/0056231 A1Published application
Memory, memory system and operation method of memory system
AssigneeSK hynix Inc.
InventorsMunseon JANG, Hoiju CHUNG, Jang Ryul KIM
Life of this patent
Estimating the term…
Abstract
A memory system includes a memory; and a memory controller which includes a spare buffer suitable for storing an error location in the memory and data at the location, and commands the memory to perform a spare read operation when a read operation needs to be performed in a region of the memory including the error location.
Claims20
A memory system, comprising:
- a memory;
- and
- a memory controller which includes a spare buffer suitable for storing an error location in the memory and data at the location, and commands the memory to perform a spare read operation when a read operation needs to be performed in a region of the memory including the error location.
A memory, comprising:
- a memory core;
- a data replacing circuit suitable for generating new read data by replacing a portion of data read from the memory core with a predetermined pattern of data during a spare read operation;
- an error correction circuit suitable for detecting an error in the new read data based on an error correction code read from the memory core during the spare read operation and, when an error is detected, correcting the error;
- and
- a data transferring circuit suitable for transferring output data of the error correction circuit to the memory controller during the spare read operation.
2 more elements
A method for operating a memory system, comprising:
- confirming, by a memory controller, that an error exists in a region of a memory where a read operation needs to be performed;
- commanding, by the memory controller, the memory to perform a spare read operation in response to the confirming of the error;
- reading, by the memory, data and a read error correction code from a memory core;
- generating, by the memory, new read data by replacing a portion of the read data with a predetermined pattern of data;
- performing, by the memory, an error correction operation of correcting an error of the new read data based on the read error correction code;
- and
- transferring, by the memory to the memory controller, the new read data on which the error correction operation is performed as error-corrected read data.
4 more elements
A memory system comprising:
- a memory including a plurality of regions;
- and
- a memory controller coupled to the memory and including a spare buffer,
- wherein the memory controller is configured to:
- determine whether a write region among the plurality of regions, which is associated with a write operation on write data, is a region including an error location;
- and
- when it is determined that the write region is the region including the error location, control the memory to perform a spare write operation by:
- storing the write data in the spare buffer;
- replacing a portion of the write data with a set pattern of data to generate new write data;
- and
- storing the new write data in the write region.
8 more elements
Dependencies are inferred from the claim text.