Broadcast scope selection in a data processing system utilizing a memory topology data structure
AssigneeInternational Business Machines Corporation
InventorsMICHAEL S. SIEGEL, GUY L. GUTHRIE
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsMICHAEL S. SIEGEL, GUY L. GUTHRIE
Estimating the term…
A coherent data processing system includes a system fabric communicatively coupling a plurality of nodes arranged in a plurality of groups. A plurality of coherence agents are distributed among the nodes and are assigned responsibility for certain addresses. A topology data structure indicates by group and node differing physical locations within the data processing system of the plurality of coherence agents. A master accesses the topology data structure utilizing a request address to obtain a particular group and node of a particular coherence agent uniquely assigned the request address. The master initially issues, on the system fabric, a memory access request specifying the request address and utilizing a remote scope of broadcast that includes the particular node and excludes at least one other node in the particular group, where the particular node is a different one of the plurality of nodes than a home node containing the master.
A method of data processing in a coherent data processing system including a system fabric communicatively coupling a plurality of nodes arranged in a plurality of groups, wherein a plurality of coherence agents distributed among the nodes are assigned responsibility for certain addresses, said method comprising:
A processing unit for a coherent data processing system including a system fabric communicatively coupling a plurality of nodes arranged in a plurality of groups, wherein a plurality of coherence agents distributed among the nodes are assigned responsibility for certain addresses, the processing unit comprising:
A design structure tangibly embodied in a machine-readable storage device for designing, manufacturing, or testing an integrated circuit, the design structure comprising:
Dependencies are inferred from the claim text.