Fault attack resistant cryptographic systems and methods
AssigneeMaxim Integrated Products, Inc.
InventorsJeremy Dubeuf, Yann Yves Rene Loisel, Frank Lhermet
Life of this patent
Estimating the term…
Loading patent…
AssigneeMaxim Integrated Products, Inc.
InventorsJeremy Dubeuf, Yann Yves Rene Loisel, Frank Lhermet
Estimating the term…
Described herein are systems and methods that prevent against fault injection attacks. In various embodiments this is accomplished by taking advantage of the fact that an attacker cannot utilize a result that has been faulted to recover a secret. By using infective computation, an error is propagated in a loop such that the faulted value will provide to the attacker no useful information or information from which useful information may be extracted. Faults from a fault attack will be so large that a relatively large number of bits will change. As a result, practically no secret information can be extracted by restoring bits.
A method for carrying out computations, the method comprising:
A non-transitory computer-readable medium or media comprising one or more sequences of instructions which, when executed by at least one processor, causes steps to be performed comprising:
Dependencies are inferred from the claim text.