Rounded metal trace corner for stress reduction
AssigneeIntel Corporation
InventorsDae-Woo KIM, Ajay JAIN, Neha M. PATEL, Rodrick J. HENDRICKS, Sujit SHARAN
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsDae-Woo KIM, Ajay JAIN, Neha M. PATEL, Rodrick J. HENDRICKS, Sujit SHARAN
Estimating the term…
An integrated circuit package is disclosed. The integrated circuit package comprises a first integrated circuit die and a second integrated circuit die. The integrated circuit package further includes a substrate, wherein both the first integrated circuit die and the second integrated circuit die are connected to the substrate. The substrate includes an interconnect bridge embedded within the substrate, wherein the interconnect bridge includes at least one metal trace component, wherein the metal trace component includes rounded corners on a bottom portion of the metal trace component.
A multi-die IC package, comprising:
A multi-die IC package, comprising:
Dependencies are inferred from the claim text.