Circuitry for parallel set and reset of resistive random-access memory (reram) cells
AssigneeWeebit Nano Ltd.
InventorsLior DAGAN, Ilan SEVER
Life of this patent
Estimating the term…
Loading patent…
AssigneeWeebit Nano Ltd.
InventorsLior DAGAN, Ilan SEVER
Estimating the term…
A resistive random-access memory (ReRAM) array with parallel reset and set programming and a method for programming is presented. The ReRAM array includes a plurality of ReRAM cells arranged in an array, wherein the array includes a plurality of rows and a plurality of columns, wherein at least two ReRAM cells of an array includes a word, wherein each ReRAM cell includes a select device having a control port, a first port, and a second port, and a resistive element; and a plurality of controllers, wherein the output of each of the plurality of controllers cause a reset programming or a set programming of the ReRAM cell in the column of the plurality of ReRAM cells that has the respective word line activated; such that the reset programming and the set programming occur in parallel.
A resistive random-access memory (ReRAM) array with parallel reset and set programming comprising:
A method for parallel reset and set programming of a resistive random-access memory (ReRAM) word of a ReRAM array, comprising:
Dependencies are inferred from the claim text.