Back to results
US 2022/0278104 A1Published application
Memory Cell Comprising First and Second Transistors and Methods of Operating
AssigneeZeno Semiconductor, Inc.
InventorsYuniarto Widjaja, Jin-Woo Han, Benjamin S. Louie
Life of this patent
Estimating the term…
Abstract
Semiconductor memory cells, array and methods of operating are disclosed. In one instance, a memory cell includes a bi-stable floating body transistor and an access device; wherein the bi-stable floating body transistor and the access device are electrically connected in series.
Claims22
1-37. (canceled)
A semiconductor memory cell comprising:
- a bipolar device having a floating body region, wherein an amount of charge stored in said floating body region represents a state of said memory cell;
- wherein said state of said memory cell is maintained by a holding operation;
- wherein accessing said memory cell does not interrupt said holding operation;
- and
- an access device;
- wherein said bipolar device and said access device are electrically connected in series.
3 more elements
A semiconductor memory array comprising a plurality of semiconductor memory cells arranged in a matrix of rows and columns, wherein each of said semiconductor memory cells comprises:
- a bipolar device having a floating body region, wherein an amount of charge stored in said floating body region represents a state of said memory cell;
- wherein said state of said memory cell is maintained by a holding operation;
- wherein accessing said memory cell does not interrupt said holding operation;
- and
- an access device;
- wherein said bipolar device and said access device are electrically connected in series.
3 more elements
An integrated circuit comprising:
- a semiconductor memory array comprising a plurality of semiconductor memory cells arranged in a matrix of rows and columns, wherein each of said semiconductor memory cells comprises:
- a bipolar device having a floating body region, wherein an amount of charge stored in said floating body region represents a state of said memory cell;
- wherein said state of said memory cell is maintained by a holding operation;
- wherein accessing said memory cell does not interrupt said holding operation;
- and
- an access device;
- wherein said bipolar device and said access device are electrically connected in series.
4 more elements
Dependencies are inferred from the claim text.