Packaging structure and method for preparing same
AssigneeSJ Semiconductor(Jiangyin) Corporation
InventorsJangshen Lin, Chengchung Lin, Yenheng Chen
Life of this patent
Estimating the term…
Loading patent…
AssigneeSJ Semiconductor(Jiangyin) Corporation
InventorsJangshen Lin, Chengchung Lin, Yenheng Chen
Estimating the term…
The present disclosure provides a chip packaging structure and a method for preparing the same. The packaging structure includes a glass substrate, metal connecting posts, a first packaging layer, a connection layer, semiconductor chips, a filler layer, a second packaging layer, a controlled collapse chip connection (C4) layer, a base substrate, and a heat sink housing. In the present disclosure, metal connecting posts are pre-formed in a glass substrate, so that the glass substrate serves as an intermediate conduction layer, and the semiconductor chips and the C4 layer are respectively formed at opposite ends of the metal connecting posts to perform electrical connections, so that the number of process steps for preparing the packaging structure is minimized and the manufacturing cost is reduced.
A method for preparing a chip packaging structure, comprising:
A packaging structure, comprising:
Dependencies are inferred from the claim text.