Memory sub-system scan
AssigneeMicron Technology, Inc.
InventorsVamsi Pavan Rayaprolu, Karl D. Schuh, Jeffrey S. McNeil Jr., Kishore K. Muchherla, Ashutosh Malshe, Jiangang Wu
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsVamsi Pavan Rayaprolu, Karl D. Schuh, Jeffrey S. McNeil Jr., Kishore K. Muchherla, Ashutosh Malshe, Jiangang Wu
Estimating the term…
A system includes a memory device including a plurality of groups of memory cells and a processing device that is operatively coupled to the memory device. The processing device is to receive a request to determine a reliability of the plurality of groups of memory cells. The processing device is further to perform, in response to receipt of the request, a scan operation on a sample portion of the plurality of groups of memory cells to determine a reliability of the sample portion that is representative of the reliability of the plurality of groups of memory cells.
A system, comprising:
A system, comprising:
A method, comprising:
Dependencies are inferred from the claim text.