Semiconductor Package and Method for Fabricating a Semiconductor Package
AssigneeInfineon Technologies AG
InventorsKhay Chwan Andrew Saw, Chau Fatt Chiang, Norliza Morban
Life of this patent
Estimating the term…
Loading patent…
AssigneeInfineon Technologies AG
InventorsKhay Chwan Andrew Saw, Chau Fatt Chiang, Norliza Morban
Estimating the term…
A semiconductor package includes a semiconductor die, an encapsulation encapsulating the semiconductor die, the encapsulation having a first side and an opposing second side, a plurality of contact pads for electrically contacting the semiconductor die, the contact pads being arranged on the first side of the encapsulation, and a plurality of inspection holes arranged in communication with the contact pads and extending from the first side to the second side, such that solder joints on the first side of the encapsulation are optically inspectable using the inspection holes viewed from the second side of the encapsulation.
A semiconductor package, comprising:
A method for fabricating a semiconductor package, the method comprising:
Dependencies are inferred from the claim text.