Back to results
US 2021/0344353 A1Published application
Decoding circuit
AssigneeSony Semiconductor Solutions Corporation
InventorsYUTAKA NAKADA, SATOSHI OKADA
Life of this patent
Estimating the term…
Abstract
There is provided a decoding circuit including; a first decoding unit that decodes a first signal from a multiplexed signal in which the first signal and a second signal are multiplexed in an LDM (Layered Division Multiplexing) system; and a second decoding unit that decodes the second signal from the multiplexed signal using the decoding result of the decoded first signal, wherein the second signal is selectively decoded based on noise information related to a reception state of the multiplexed signal.
Claims13
A decoding circuit comprising:
- a first decoding unit that decodes a first signal from a multiplexed signal in which the first signal and a second signal are multiplexed in an LDM (Layered Division Multiplexing) system;
- and
- a second decoding unit that decodes the second signal from the multiplexed signal using the decoding result of the decoded first signal, wherein
- the second signal is selectively decoded based on noise information related to a reception state of the multiplexed signal.
1 more element
A decoding circuit comprising:
- a first decoding unit that decodes a first signal from a multiplexed signal in which the first signal and a second signal are multiplexed in an LDM (Layered Division Multiplexing) system;
- and
- a second decoding unit that decodes the second signal from the multiplexed signal using the decoding result of the decoded first signal, wherein
- the second signal is selectively decoded based on the decoding result of the first signal.
1 more element
Dependencies are inferred from the claim text.